Follow
Bhaskar Rao
Bhaskar Rao
Associate Professor, Electronics and Communications
Verified email at gvpce.ac.in - Homepage
Title
Cited by
Cited by
Year
FPGA implementation of BASK-BFSK-BPSK-DPSK digital modulators using system generator
BR Jammu, HK Botcha, AV Sowjanya, N Bodasingi
2017 International Conference on Circuit, Power and Computing Technologies …, 2017
122017
Hardware‐efficient approximate logarithmic division with improved accuracy
C Subhasri, BR Jammu, L Guna Sekhar Sai Harsha, N Bodasingi, ...
International Journal of Circuit Theory and Applications 49 (1), 128-141, 2021
82021
VLSI implementation of LTSSM
RTNVS Chappa, BR Jammu, M Adimulam, M Ayi
2017 International conference of Electronics, Communication and Aerospace …, 2017
82017
FPGA implementation of rule optimization for stand-alone tunable fuzzy logic controller using GA
BR Jammu, P Pati, SK Patra, KK Mahapatra
Complex & Intelligent Systems 2 (2), 83-98, 2016
82016
Design and implementation of online fuzzy logic controller on FPGA
P Maji, BR Jammu, SK Patra, K Mahapatra
2014 Annual IEEE India Conference (INDICON), 1-5, 2014
72014
Design and implementation of fixed point and floating point PID controllers in VIVADO HLS using FPGA
K Aruna, J Bhaskararao
International Journal of VLSI System Design and Communication Systems 4 (9 …, 2016
62016
Analytical Modeling of Threshold Voltage for Dual-Metal Double-Gate Gate-All-Around (DM-DG-GAA) MOSFET
R Ganapati, VR Samoju, BR Jammu
Silicon 13, 2869-2880, 2021
42021
Automatic diagnosis of pneumonia using backward elimination method based SVM and its hardware implementation
N Bodasingi, N Balaji, BR Jammu
International Journal of Imaging Systems and Technology 32 (3), 1000-1014, 2022
32022
A low error, hardware efficient logarithmic multiplier
LGSS Harsha, BR Jammu, N Bodasingi, S Veeramachaneni, NM SK
Circuits, Systems, and Signal Processing 41 (1), 485-513, 2022
32022
VLSI architecture of reduced rule base inference for run-time configurable fuzzy logic controllers
BR Jammu, SK Patra, KK Mahapatra
Proceedings of Seventh International Conference on Bio-Inspired Computing …, 2013
32013
Energy efficient approximate multiplier design for image/video processing applications
LH Krishna, JB Rao, S Ayesha, S Veeramachaneni, SN Mahammad
2021 IEEE International Symposium on Smart Electronic Systems (iSES), 210-215, 2021
22021
Energy Efficient Approximate Multiplier Design with Lesser Error Rate using the Probability-based Approximate 4: 2 Compressor
LH Krishna, A Sk, JB Rao, S Veeramachaneni, NM Sk
IEEE Embedded Systems Letters, 2023
12023
A New Approximate 4-2 Compressor using Merged Sum and Carry
C Jyothi, K Saranya, BR Jammu, S Veeramachaneni, SKN Mahammad
Journal of Electronic Testing 38 (4), 381-394, 2022
12022
Modified priority encoder based hardware efficient N-bit comparator
N Bodasingi, K Varasala, S Saladi, AN Chalumuri, BR Jammu, ...
International Journal of Electronics Letters 11 (4), 426-438, 2023
2023
A new Hardware Efficient Approximate Subtractors for Error Tolerant Applications
RK Sariki, BR Jammu, TK Battula, S Veeramachaneni, SK Pillala, ...
2023
Novel Approximate 4: 2 Compressor for Multiplier Design
L Hemanth Krishna, J Bhaskara Rao, SK Ayesha, S Veeramachaneni, ...
Advances in VLSI and Embedded Systems: Select Proceedings of AVES 2021, 65-72, 2022
2022
Hardware efficient circuit for low error logarithmic converter
BR Jammu, L Harsha, N Bodasingi, S Veeramachaneni, NM SK
Journal of Computational Methods in Sciences and Engineering 22 (2), 511-527, 2022
2022
Energy Efficient Approximate 4: 2 Compressors for Error Tolerant Applications
LH Krishna, JB Rao, A Sk, S Veeramachaneni, NM Sk
2021 28th IEEE International Conference on Electronics, Circuits, and …, 2021
2021
A low‐error, memory‐based fast binary antilogarithmic converter
L Guna Sekhar Sai Harsha, BR Jammu, VR Samoju, S Veeramachaneni, ...
International Journal of Circuit Theory and Applications 49 (7), 2214-2226, 2021
2021
An Efficient and Optimized Converter for Fast Binary to Decimal Conversion
NMSK Pavan Kalyan Kumar,Bhaskara Rao Jammu, Sreehari Veeramachaneni
International Journal of Electronics Letters, 1-11, 2021
2021
The system can't perform the operation now. Try again later.
Articles 1–20