Follow
Gabriele Bè
Title
Cited by
Cited by
Year
A 900-ms/s sar-based time-interleaved adc with a fully programmable interleaving factor and on-chip scalable background calibrations
G Bè, A Parisi, L Bertulessi, L Ricci, L Scaletti, M Mercandelli, AL Lacaita, ...
IEEE Transactions on Circuits and Systems II: Express Briefs 69 (9), 3645-3649, 2022
42022
A 10.2-ENOB, 150-MS/s Redundant SAR ADC With a Quasi-Monotonic Switching Algorithm for Time-Interleaved Converters
L Scaletti, G Bè, A Parisi, L Bertulessi, L Ricci, M Mercandelli, S Levantino, ...
2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), 20-24, 2022
12022
A 250-MS/s 9.9-ENOB 80.7 dB-SFDR Top-Plate Input SAR ADC With Charge Linearization
G Zanoletti, L Scaletti, G Bè, L Ricci, M Rocco, L Bertulessi, C Samori, ...
IEEE Transactions on Circuits and Systems II: Express Briefs, 2023
2023
A 2GS/s 11b 8x Interleaved ADC with 9.2 ENOB and 69.9 dB SFDR in 28nm CMOS
L Ricci, L Scaletti, G Bè, M Rocco, L Bertulessi, S Levantino, A Lacaita, ...
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and …, 2023
2023
Concurrent Effect of Redundancy and Switching Algorithms in SAR ADCs
L Ricci, L Scaletti, G Bè, L Bertulessi, S Levantino, C Samori, A Bonfanti
2022 IEEE International Symposium on Circuits and Systems (ISCAS), 900-904, 2022
2022
A Timing Skew Correction Technique in Time-Interleaved ADCs Based on a DeltaSigma Digital-to-Time Converter
G Bè, M Mercandelli, L Bertulessi
SMACD/PRIME 2021; International Conference on SMACD and 16th Conference on …, 2021
2021
On-chip calibration of a 12-bit 1 GS/s time-interleaved ADC in 28nm CMOS
G Bè
Italy, 2020
2020
The system can't perform the operation now. Try again later.
Articles 1–7