Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Cited by
All
Since 2019
Citations
37
37
h-index
3
3
i10-index
1
1
0
12
6
2020
2021
2022
2023
2024
1
9
10
11
6
Co-authors
Kevin J. M. Martin
Université de Bretagne Sud
Verified email at univ-ubs.fr
Satyajit Das
IIT Palakkad
Verified email at iitpkd.ac.in
Giuseppe Tagliavini
Tenure Track Researcher at University of Bologna
Verified email at unibo.it
Luca Benini
ETH Zürich, Università di Bologna
Verified email at unibo.it
Davide Rossi
Associate Professor, University Of Bologna
Verified email at unibo.it
Follow
Rohit Prasad
CEA
Verified email at cea.fr -
Homepage
Ultra-low Power Circuits
Hardware/Software Co-Design
Reconfigurable Architectures
Many-core Architectures
HLS
Articles
Cited by
Co-authors
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE
R Prasad, S Das, KJM Martin, G Tagliavini, P Coussy, L Benini, D Rossi
2020 Design, Automation & Test in Europe Conference & Exhibition (DATE …
, 2020
22
2020
Floating point CGRA based ultra-low power DSP accelerator
R Prasad, S Das, KJM Martin, P Coussy
Journal of Signal Processing Systems 93 (10), 1159-1171
, 2021
9
2021
Energy Efficient Acceleration of Floating Point Applications onto CGRA
S Das, R Prasad, KJM Martin, P Coussy
ICASSP 2020-2020 IEEE International Conference on Acoustics, Speech and …
, 2020
5
2020
Integrated Programmable-Array accelerator to design heterogeneous ultra-low power manycore architectures
R Prasad
Lorient
, 2022
1
2022
AINoC: New Interconnect for Future Deep Neural Network Accelerators
H Krichene, R Prasad, A Mouhagir
International Workshop on Design and Architecture for Signal and Image …
, 2023
2023
Characterization, Clock Tree Synthesis and Power Grid Dimensioning in SiLago Framework
R Prasad
2019
The system can't perform the operation now. Try again later.
Articles 1–6
Show more
Privacy
Terms
Help
About Scholar
Search help