Christopher W. Fletcher
Christopher W. Fletcher
Verified email at - Homepage
Cited by
Cited by
Path ORAM: an extremely simple oblivious RAM protocol
E Stefanov, M Van Dijk, E Shi, C Fletcher, L Ren, X Yu, S Devadas
Proceedings of the 2013 ACM SIGSAC conference on Computer & communications …, 2013
A secure processor architecture for encrypted computation on untrusted programs
CW Fletcher, M Dijk, S Devadas
Proceedings of the seventh ACM workshop on Scalable trusted computing, 3-8, 2012
Constants Count: Practical Improvements to Oblivious {RAM}
L Ren, C Fletcher, A Kwon, E Stefanov, E Shi, M Van Dijk, S Devadas
24th {USENIX} Security Symposium ({USENIX} Security 15), 415-430, 2015
Invisispec: Making speculative execution invisible in the cache hierarchy
M Yan, J Choi, D Skarlatos, A Morrison, C Fletcher, J Torrellas
2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …, 2018
Onion ORAM: A constant bandwidth blowup oblivious RAM
S Devadas, M van Dijk, CW Fletcher, L Ren, E Shi, D Wichs
Theory of Cryptography Conference, 145-174, 2016
Zerotrace: Oblivious memory primitives from intel sgx
S Sasy, S Gorbunov, CW Fletcher
Cryptology ePrint Archive, 2017
Design space exploration and optimization of path oblivious ram in secure processors
L Ren, X Yu, CW Fletcher, M Van Dijk, S Devadas
Proceedings of the 40th Annual International Symposium on Computer …, 2013
Ucnn: Exploiting computational reuse in deep neural networks via weight repetition
K Hegde, J Yu, R Agrawal, M Yan, M Pellauer, C Fletcher
2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture …, 2018
Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM
CW Fletcher, L Ren, A Kwon, M Van Dijk, S Devadas
Proceedings of the Twentieth International Conference on Architectural …, 2015
Cache telepathy: Leveraging shared resource attacks to learn {DNN} architectures
M Yan, CW Fletcher, J Torrellas
29th {USENIX} Security Symposium ({USENIX} Security 20), 2003-2020, 2020
Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs
CW Fletcher, L Ren, X Yu, M van Dijk, O Khan, S Devadas
High Performance Computer Architecture (HPCA), 2014 IEEE 20th International …, 2014
Attack directories, not caches: Side channel attacks in a non-inclusive world
M Yan, R Sprabery, B Gopireddy, C Fletcher, R Campbell, J Torrellas
2019 IEEE Symposium on Security and Privacy (SP), 888-904, 2019
Speculative taint tracking (stt) a comprehensive protection for speculatively accessed data
J Yu, M Yan, A Khyzha, A Morrison, J Torrellas, CW Fletcher
Proceedings of the 52nd Annual IEEE/ACM International Symposium on …, 2019
Scalable, accurate multicore simulation in the 1000-core era
M Lis, P Ren, MH Cho, KS Shim, CW Fletcher, O Khan, S Devadas
(IEEE ISPASS) IEEE International Symposium on Performance Analysis of …, 2011
ExTensor: An Accelerator for Sparse Tensor Algebra
K Hegde, H Asghari-Moghaddam, M Pellauer, N Crago, A Jaleel, ...
Proceedings of the 52nd Annual IEEE/ACM International Symposium on …, 2019
A low-latency, low-area hardware oblivious RAM controller
CW Fletcher, L Ren, A Kwon, M Van Dijk, E Stefanov, D Serpanos, ...
2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom …, 2015
Hornet: A cycle-level multicore simulator
P Ren, M Lis, MH Cho, KS Shim, CW Fletcher, O Khan, N Zheng, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012
MARC: A many-core approach to reconfigurable computing
I Lebedev, S Cheng, A Doupnik, J Martin, C Fletcher, D Burke, M Lin, ...
2010 international conference on reconfigurable computing and FPGAs, 7-12, 2010
Path oram: An extremely simple oblivious ram protocol
E Stefanov, MV Dijk, E Shi, THH Chan, C Fletcher, L Ren, X Yu, ...
Journal of the ACM (JACM) 65 (4), 1-26, 2018
HOP: Hardware makes Obfuscation Practical.
K Nayak, CW Fletcher, L Ren, N Chandran, SV Lokam, E Shi, V Goyal
NDSS, 2017
The system can't perform the operation now. Try again later.
Articles 1–20