Architecture exploration of standard-cell and fpga-overlay cgras using the open-source cgra-me framework SA Chin, KP Niu, M Walker, S Yin, A Mertens, J Lee, JH Anderson Proceedings of the 2018 International Symposium on Physical Design, 48-55, 2018 | 26 | 2018 |
Optimizing FPGA logic block architectures for arithmetic KE Murray, J Luu, MJP Walker, C McCullough, S Wang, S Huda, B Yan, ... IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (6 …, 2020 | 18 | 2020 |