Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Cited by
All
Since 2019
Citations
16
16
h-index
2
2
i10-index
1
1
0
6
3
2019
2020
2021
2022
2023
2024
1
5
3
1
3
3
Public access
View all
View all
1 article
0 articles
available
not available
Based on funding mandates
Follow
Mario Patetta
Ph.D. Candidate in Electrical Engineering,
Conservatoire National des Arts et Métiers
Verified email at cnam.fr
Electrical Engineering
FPGAs
SmartNICs
Articles
Cited by
Public access
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
Approximated computing for low power neural networks
GC Cardarilli, L Di Nunzio, R Fazzolari, D Giardino, M Matta, M Patetta, ...
Telkomnika (Telecommunication Computing Electronics and Control) 17 (3 …
, 2019
13
2019
A lightweight southbound interface for standalone P4-NetFPGA SmartNICs
M Patetta, S Secci, S Taktak
2022 1st International Conference on 6G Networking (6GNet), 1-4
, 2022
3
2022
Line-Rate Botnet Detection with Smartnic-Embedded Feature Extraction
M Patetta, S Secci, S Taktak
Available at SSRN 4717964
, 0
A motor controller for TORVEbot based on a System On Chip
AE Casucci, M El Arayshi, K Issa, L Canese, P Lucantonio, M Patetta
The system can't perform the operation now. Try again later.
Articles 1–4
Show more
Privacy
Terms
Help
About Scholar
Search help